Purdue University

Purdue e-Pubs
Department of Electrical and Computer
Engineering Faculty Publications

Department of Electrical and Computer
Engineering

January 2009

A design methodology and device/circuit/
architecture compatible simulation framework for
low-power magnetic quantum cellular automata
systems
Charles Augustine
Behtash Behin-Aein
Xuanyao Fong
Kaushik Roy

Follow this and additional works at: http://docs.lib.purdue.edu/ecepubs
Augustine, Charles; Behin-Aein, Behtash; Fong, Xuanyao; and Roy, Kaushik, "A design methodology and device/circuit/architecture
compatible simulation framework for low-power magnetic quantum cellular automata systems" (2009). Department of Electrical and
Computer Engineering Faculty Publications. Paper 23.
http://dx.doi.org/http://dx.doi.org/10.1109/ASPDAC.2009.4796586

This document has been made available through Purdue e-Pubs, a service of the Purdue University Libraries. Please contact epubs@purdue.edu for
additional information.

9B-4

A Design Methodology and Device/Circuit/Architecture Compatible Simulation
Framework for Low-Power Magnetic Quantum Cellular Automata Systems
Charles Augustine, Behtash Behin-Aein, Xuanyao Fong and Kaushik Roy
School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47907, USA
Email: {caugust,behinb,xfong,kaushik}@purdue.edu
Abstract– CMOS device scaling is facing a daunting challenge
with increased parameter variations and exponentially higher
leakage current every new technology generation. Thus,
researchers have started looking at alternative technologies.
Magnetic Quantum Cellular Automata (MQCA) is such an
alternative with switching energy close to thermal limits and
scalability down to 5nm. In this paper, we present a
circuit/architecture design methodology using MQCA. Novel
clocking techniques and strategies are developed to improve
computation robustness of MQCA systems. We also developed
an integrated device/circuit/system compatible simulation
framework to evaluate the functionality and the architecture of
an MQCA based system and conducted a feasibility/comparison
study to determine the effectiveness of MQCAs in digital
electronics. Simulation results of an 8-bit MQCA-based Discrete
Cosine Transform (DCT) with novel clocking and architecture
show up to 290X and 46X improvement (at iso-delay and
optimistic assumption) over 45nm CMOS in energy consumption
and area, respectively.

I. INTRODUCTION
Parameter variations and leakage current are increasing
every new technology generation, making it harder to scale
CMOS devices. Thus, alternative technologies such as
magnetic logic are being developed to overcome the
limitations to CMOS devices. Magnetic logic, memories and
its variants have been theoretically studied and
experimentally demonstrated over the past 30 years as a
viable replacement for CMOS [1-6]. Interestingly, the energy
required for switching a single nano-magnet at room
temperature is on the order of zepto-Joules (10-21 J). A system
with 1 million such nano-magnets can switch with a
theoretical limit of 1fJ and when compared with the ITRS
projections for double gate CMOS transistors at the 15nm
technology node, this is an improvement of 4 orders of
magnitude [7].
Magnetic Quantum Cellular Automata (MQCA) was
proposed in 2000 by Cowburn and Welland to demonstrate
the use of magnetic polarizations for logic computations [3].
In MQCAs, directions of magnetic polarizations of nanomagnets represent binary states. The axes along these
directions represent the low energy polarizations. The axes
along directions of highest energy polarizations are the hard
axes. The implementation of logic operations utilizes the
magnetic coupling between these nano-magnets aided by a
clocked external magnetic field. However, this magnetic field
needs to be suitably clocked to properly operate a chain of
nano-magnets with high reliability. The generation and
distribution of such magnetic fields would require additional
CMOS circuitry and interconnects that consume large
amounts of power. Niemier et al used current through parallel
wires to generate these magnetic fields [8]. Results show that
the energy consumed by the clocking circuitry is significantly
*This research was funded in part by Semiconductor Research Corporation
(SRC) and by Nano Research Initiative (NRI)
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greater than the energy dissipated by the nano-magnets.
Hence, efficient clocking strategies and architectures are
needed to make MQCA systems feasible.
MQCAs have shown good scalability [1], making them
promising for replacing standard CMOS designs. Although
basic MQCA logic implementations were experimentally
demonstrated [3], their adoption in commercial products has
been hindered by the continued scaling of CMOS transistors
and lack of system design methodologies, system level
simulators and efficient and reliable manufacturing
techniques for MQCAs. With the current development of
efficient fabrication techniques for nano-magnets, there is a
need to explore MQCA circuits and architectures, and
compare them to their CMOS counterparts. As such, we
developed a design methodology with which MQCA systems
can be designed. As we will show in this paper, the design of
MQCA systems requires techniques to mitigate design issues
arising from the dynamics of MQCA nano-magnets. Hence,
to evaluate the power-performance limits of MQCAs, an
integrated device/circuit/system simulation framework is
needed and we developed such a framework. To that effect,
we also show how novel clocking strategies and architectures
mitigate MQCA system design issues.
The rest of the paper is organized as follows. Section II
introduces the basics of MQCA and proposes suitable
architecture for MQCA systems. Section III describes novel
clocking architectures and strategies for logic isolation and
noise immunity in MQCA systems. In order to evaluate the
power-performance limits of an MQCA system, an integrated
device/circuit/architecture simulation framework, which we
present in Section IV, is needed. Section V discusses our
MQCA design methodology, including the synthesis of an
MQCA cell library. An MQCA based implementation of
DCT was synthesized using the proposed design methodology
and evaluated using our simulation framework. The
simulation results and comparisons with standard CMOS
based DCT design in 45nm predictive technology [9] is
discussed in Section VI. Finally, Section VII concludes this
paper.
II. BASICS OF MAGNETIC QUANTUM CELLULAR AUTOMATA
The basics of MQCAs were presented in [1,3]. Fig. 1
shows the majority logic gate developed in [1]. The easy axes
are along the directions in which the nano-magnets tend to be
polarized in equilibrium. The hard axes are along directions in
which the polarizations of nano-magnets have the highest
energy and are perpendicular to the easy axes for
implementing binary logic. The easy axis is taken to be the yaxis (vertical) in fig. 1. The magnetic field lines show that
dipolar coupling between magnets in the x-direction
(horizontal) is anti-ferromagnetic and that between magnets
in the y-direction is ferromagnetic. The compute nano-magnet
is magnetically coupled to all four surrounding nano-magnets.
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However, the output and compute nano-magnets can be first
driven into the hard axis using an external magnetic field, and
then allowed to relax. Dipolar coupling in the hard axis is
very weak; therefore, the compute nano-magnet couples more
strongly to nano-magnets A, B and C. As such, its polarization will align itself with the effective magnetic field due
to nano-magnets A, B and C but not the output nano-magnet.
The majority effect determines the polarization of the
compute nano-magnet and this realizes majority logic. By
biasing nano-magnet B, the gate can be configured as an OR
or AND gate. Using the notation in fig. 1 and using nanomagnets A and C as primary inputs, fixing nano-magnet B as
‘1’ (‘0’) realizes an OR (AND) gate. Also, MQCAs work like
a pipeline since they need clocks to propagate data.
MQCA data propagation is done using chains of nanomagnets [8]. These chains need to be short to realize compact
MQCA systems. Thus, a near neighbor architecture is best
suited for MQCA systems. We propose implementing MQCA
systems as systolic arrays [10], especially for digital signal
processing applications which are well-suited for systolic
architectures.
Also, an external magnetic field is needed to isolate the
output from the inputs and is clocked to enable computations
every cycle. Hence, MQCA systems synthesized from these
gates needs be properly clocked for reliable and higher
performance operation. The design of clock architectures and
strategies are discussed in the next section.

Figure 1. An MQCA Majority logic gate is shown along with the
magnetic field lines of the nano-magnets. Magnets along the x-direction
has anti-ferro-magnetic coupling and those along the y-direction has
ferro-magnetic coupling. The effective magnetic field felt by the
compute nano-magnetic is the sum of all the fields. The magnetic fields
of nano-magnets A and C combine to align the compute magnet to ‘1’

III. CLOCKING ARCHITECTURE AND STRATEGIES
We have seen in Section II that clocks are needed in
MQCA systems for input-output isolation and/or computation
robustness. Even though basic MQCA cells are very lowpower, the clock network may not be [8]. Thus, efficient
clock architectures and strategies are needed to make MQCA
systems feasible. Current technology uses CMOS circuits to
generate clock signals for switching current sources. The
current is then converted to magnetic fields. In this section,
we propose different clocking technologies and strategies, and
power-efficient clock architectures to trade-off computation
robustness and speed.
A. Clocking Strategies
As mentioned in Section II, MQCAs work like a pipelined
circuit where computations on different data and data transfer
are synchronized by clock signals. Another purpose of the
MQCA clock is to control dataflow. Thus, the basic idea for
clocking an MQCA logic pipeline can be described as follows:
1) Current stage is clocked in preparation for computation. 2)
The following stage is clocked. 3) The previous stage is not
clocked while the next stage is, and the magnetic field to the
current stage is switched off. 4) The previous stage is clocked
since data from the previous stage is not needed. Hence,
multiple clocks are needed for high-throughput, robust
MQCA systems and the following section describes proposed
clocking strategies.
A.1 4-Phase Overlapping Clocks
Fig. 2 shows the operation of a 5-stage MQCA inverter
chain using 4-phase overlapping clock scheme. It is clearly
shown that data is properly propagated along the chain. The
propagation delay of each stage depends on the settling time
of the nano-magnets. This strategy requires 50% overlap

Figure 2.
A 5-stage MQCA
inverter chain implemented with 4phase overlapping clocks. When
clock is high, the external magnetic
field is on. The hard and easy axes
of the magnets are in the
horizontal and vertical directions
respectively. The driver and
magnet 4 uses the same clock. T1
to T10 are time steps shown below.
The chain is fed a ‘1’ followed by a
‘0’ at T2 and T6 respectively.

Figure 3. A 5-stage inverter chain
operating with 3-phase overlapping
clocks. The external magnetic field
is on when clock is high. A ‘1’ is
propagated first followed by a ‘0’
at T3 and T9 respectively. T0 to
T10 mark time instances shown
below. Note that there is an extra
latency of 1 clock cycle in
propagating data. The hard and
easy axes of the magnets are in the
same directions as in Figure 2.

between clocks of consecutive stages. However, the clocking
circuit may consume too much power generating four clocks.
A.2 3-Phase Overlapping Clocks
A less power hungry alternative is the 3-phase overlapping
clock scheme shown in fig. 3. This strategy requires 33%
overlap between clocks of consecutive stages. Compared to
the 4-phase scheme, the clock frequency needs to be lowered
to maintain the clock overlap time. The overlap time ensures
that nano-magnets of consecutive stages are fully aligned
along the hard axis before computation occurs. A longer pulse
and lower frequency implies that computation robustness is
maintained at the expense of speed and power. Thus, power,
speed and robustness of the circuit can be traded-off by
choosing between 3- and 4-phase clocking schemes.
B. Clock Architectures
Current Phased-Locked Loop (PLL) circuits are able to
generate the clock signals described in section III-A. Thus,
we only focus on technologies to convert current into
magnetic fields and discuss their power efficiency.
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B.1 Parallel Wires
Alam et al showed how current through parallel resistive
wires is used to generate magnetic fields for clocking MQCA
nano-magnets [11]. Nano-magnets betweenn adjacent clock
zones might be incorrectly clocked due tto variations and
current noise in wires. Furthermore, large current might be
required to generate sufficient magnetic fiield strength and
power efficiency is compromised. Niemier eet al showed that
clock energy using this scheme can be 100X
X of nano-magnet
switching energy [8]. The clocking energy w
will increase if our
proposed clocking strategies are usedd to guarantee
computation robustness. Hence, more power efficient
technologies are needed for better control of nano-magnet
clocking in MQCA systems.
B.2 Spin-Transfer Torque Magnetic Tunnelinng Junctions
By placing individual nano-magnets aboove the tunneling
layer of spin-transfer torque magnetic tunnneling junctions
(STT-MTJ), the magnetic field from MTJJ can be used to
clock the nano-magnets. Fig. 4 illustrates hoow the parallel or
anti-parallel arrangement of the hard and ffree layers of the
MTJ is able to generate a magnetic field in the region above
the tunneling layer. The arrangement is switcched by passing a
minimum current through the MTJ layers. 66μA of current is
needed to switch an MTJ with tox=10nm
m and 10X15nm2
cross-section in 3.3ns. A 250mV current sourrce would use 5fJ
of energy to deliver this current [12]. How
wever, the spacing
between the nano-magnet and the MTJ needss to be very small
(~1nm) for the magnetic field to be large enoough to clock the
nano-magnet.
B.3 Nano-coils and Solenoids
Alternatively, the nano-magnet can be wrapped inside
nano-coils or solenoids for clocking. Thee strength of the
magnetic field can be increased by replacing the core material
with high permeability material or increasing the current.
Table 1 lists the permeability of suitablee core materials.
Possible remnant polarization in high permeability materials
requires a second solenoid or depolariizing current to
eliminate it. The impact of core material permeability on the
solenoid current and energy requirements aree shown in fig. 5.
Fig. 6 illustrates how a solenoid can be usedd to clock MQCA
nano-magnets. The drawback of coil baseed clocks is the
inductive coupling between them, whicch can generate
voltages in non-switching coils. This couplinng can be reduced
by larger spacing between coils.
Each of the clocking strategies and techhniques discussed
has different power requirements. Thus, tthey need to be
considered to accurately estimate the powerr consumption of
the MQCA system. The next section propooses an integrated
device/circuit/system simulation framework tthat does this.
IV. DEVICE/CIRCUIT/SYSTEM COMPATIBLEE SIMULATION
FRAMEWORK

The dynamics of MQCAs presented in S
Section II can be
described by a set of equations describingg the interactions
between MQCA nano-magnets. The Landauu-Lifshitz-Gilbert
(LLG) equation [17,18] describes the dynam
mics of a magnet
and can be modified to include the dippolar interactions
between magnets; hence, a system of these equations can be
derived to describe any MQCA system. The stable orientation
of magnetic moment in a MQCA nano-magnnet depends on its

(a)

(b)

Figure 4. MTJs as magnetic field genera
ators in MQCA systems. The
nano-magnet with a vertical easy axis is
i located directly above the
tunneling layer of the MTJ. Current throu
ugh the tunneling layer via the
fixed layer determines the free layer pola
arization (top). (a) A parallel
configuration imposes a magnetic field on the MQCA nano-magnet
while (b) the anti-parallel case imposes no
o magnetic field on the nanomagnet

Figure 5. The relative permeability of thee material around the MQCA
nano-magnets affects the electrical curren
nt and energy requirement of
MQCA systems using solenoid magnetic field generators

built-in anisotropy energy (Ku2), itss saturation magnetization
ሬሬሬሬሬto
ሬሬԦ
and the effective magnetic field (H
ot ) it experiences as in (1).
ሬሬሬሬሬሬԦ
Htot consists of the clocked mag
gnetic field ( ሬሬሬሬሬሬሬԦ
Hext ), the
ሬሬሬሬሬሬሬԦ
ሬሬሬሬሬሬሬԦ
anisotropy field (Hani ) and the dipo
olar interaction field (H
dip )
ሬሬሬሬሬሬሬԦ
as shown in (2). H
of
a
nano-magnet
is
related
to
its
ani
saturation magnetization (MS) by (3
3). The magnetic moments
of other nano-magnets, the spacin
ng between nano-magnets
ሬሬሬሬሬሬሬԦ
and Hdip generated are related by (4
4). An MQCA system can
be simulated by initializing the naano-magnets to an initial
state and numerically solving (1-4) and the LLG equation in
(5) for each nano-magnet in a tiime-domain to yield the
system performance. The power disssipated is computed using
(6) as discussed in [13]. Increasing the
t ramp time of the clock
signals beyond the critical ramp tim
me (ĲC), given by (7), can
reduce energy dissipation [12] and fig.
f 5 shows the use of this
technique on an MQCA based invertter.
As Niemier et al show in [8],, the clock circuitry can
consume significantly more power than the MQCA magnets.
Hence, the clocking circuitry has to be modeled and its power
consumption estimated. The lumpeed circuit model of fig. 6
models each magnetic field geenerator and its energy
consumption during each clock cy
ycle is given by (8). The
power used to generate the clocked magnetic fields is
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Figure 7. Thee ramp time (Ĳr and
Ĳf) of the clocck signal with 6ns
period (Tclk) is increased as a
percentage off Tclk. The energy
consumed by an MQCA inverter
clocked by thiis signal is reduced.
This optimum
m point is selected
because increaasing the ramp time
beyond this point introduces
functional faillures to the system
and the reductiion in energy is less

Figure 6.
A nano-magnet
encompassed by a coil MQCA
clock field generator. Electrical
current through the solenoid
generates a magnetic field in the
region enclosed by it. The strength
of the magnetic field generated
can be increased using higher
permeability cores. Coupling
between coils is reduced by larger
spacing between the coils

TABLE 1
RELATIVE PERMEABILITY OF MATERIALS FOR SOLLENOID CORES
Material
Air
Nickel
Iron
Steeel
Permalloy
μr, Relative
Permeability

1

100

200

7000

8000

V. DESIGN METHO
ODOLOGY

TABLE 2
MQCA SYSTEM AREA ESTIMATION EQUA
ATIONS
Stacked layout area=Max(CMOS Area, MQ
QCA Area)
CMOS area can be obtained from commercial design tool
MQCA area=Layer Width×Layer Heeight
N=number of magnets along layer width oor height
Layer width=N × magnet width+ሺN-1ሻ × maagnet spacing
Layer height=N × magnet height +ሺN-1ሻ× maagnet spacing
TABLE 3
MQCA SYSTEM POWER ESTIMATION EQUA
ATIONS
ሬሬሬԦ(spin) =f(Htot ,Ku2 )
M
nm

(1)

ሬሬሬሬሬሬԦ
ሬሬሬሬሬሬሬԦ ሬሬሬሬሬሬሬԦ
ሬሬሬሬሬሬሬሬሬԦ
Htot =H
ext +Hani +Hdip

(2)

2Ku2 ሬԦ
ሬሬሬሬሬሬሬԦ
Hani =HC myሬԦy=
my y
MS

(3)

N

ሬሬሬሬሬሬሬԦ
Hdip = 

ሬሬሬሬሬԦn ·rሬሬሬԦ൯r
ሬሬሬሬሬԦn r2nj )
(3൫M
nj ሬሬሬԦ-M
nj
r5nj

n=1,nj

ሺ1+Į2 ሻ

ሬሬሬԦ
ĮȁȖȁ
M
ሬሬሬԦ×H
ሬሬሬሬሬሬԦ
ሬሬԦ×M
ሬM
ሬሬሬԦ×ሬሬሬሬሬሬԦ
Htot
=ȁȖȁ൫M
tot ൯-
ȁMȁ
t
Pdiss =

ĮȁȖȁ

ĲC =

(4)

(5)

2

ሬሬሬԦห
(1+Į2 )หM

ሬሬሬሬሬሬԦ
ሬሬሬԦ×H
(หM
tot ห)

ሺ1+Į2 ሻ
2ĮሺȁȖHC ȁሻ

(6)

(7)

T

Energy Consumed =  න i(t)Req dt

(8)

0
all clock

Pgenerators =

1

T

all field



T

න i(t)Reqq dt

signals generators using 0
each clock signal

calculated from (9); the system power consumption is the
netic field generators in a
mean energy consumed by all magn
clock period.
Area Estimation
The MQCA system area depend
ds on the technology used
for fabrication. CMOS circuitry and
d wiring for generating the
clocked magnetic field can be fabrricated on a substrate and
the MQCA nano-magnet layers staacked on top as shown in
[11]. Thus, the area is constrained to
t that of the largest layer.
Alternatively, everything is fabricaated in one layer and the
system area is the sum of the CMOS and MQCA areas.
Available commercial design toolss are able to estimate the
CMOS area from the layout. The MQCA
M
layer area depends
on the nano-magnet spacing and size. Table 1 summarizes the
equations for area estimation.
The equations in our simulation frramework are summarized
in Tables 2 and 3. A simulator can
n be implemented to solve
these equations and evaluate thee power-performance of
MQCA systems. In the following
g section, we propose a
design methodology for synthesizing
g MQCA systems.

(9)

We have seen in Section II that MQCA
M
systems has to be
designed as pipelined systolic arrays controlled using
clocking architectures and strategies presented in Section III.
However, a fully-customized dessign can be difficult to
synthesize and thus, we propose a cell-library approach to
simplify the design process. The dessign of MQCA cell library
is discussed next followed by the MQCA system design
l
methodology using the MQCA cell library.
MQCA Cell Library Design
NAND and NOR gates are neeeded to implement logic.
Imre et al demonstrated a reconfigu
urable majority logic gate
in [1] and this concept can be used to synthesize a library of
ority gate can be cascaded
basic MQCA logic cells. The majo
and reconfigured to realize higher faan-in logic gates by fixing
inputs (Fig. 9). For an n-input MQC
CA gate, the total number
of input magnets (N) and the numb
ber of fixed magnets (Nfix)
that are required to synthesize it are calculated from
N = 2n - 2, n2
(10)
Nfix = n - 1
Fig. 9 shows the implementation of 2-, 3- and 4-input gates
in MQCA. Positions labeled with ‘fix’ are the fixed inputs
whose values depend on the logic implementation. Table 4
gives the configurations of these gattes and the logic functions
implemented. An MQCA cell libraary using 10nm side cubic
nano-magnets was synthesized. Th
he delay, area and energy
consumed by some MQCA gates aree listed in Table 5.
System Design Methodology
An MQCA system can now be synthesized
s
using the cell
library synthesized from the previo
ous section. However, the
power-performance of the system depends
d
on the technology
available and the design of basic MQ
QCA logic cells. Thus, we
propose a design methodology using
g the following steps:
1. Given the MQCA technology parameters (anisotropy,
nano-magnet material, etc.), choose an initial nanomagnet volume
2. Design an MQCA inverter chain using the initial nanoHani
magnet size and a spacing (tdm) optimized from ሬሬሬሬሬሬሬԦ
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3. Using a LLG solver to determine tthe energy delay
product (EDP) of the chain, minimiize the EDP by
iteratively choosing the nano-magnnet volume and
repeating step 2
4. The nano-magnet volume and spacingg obtained at the
end of step 3 is used to design a libraryy of basic MQCA
logic cells as discussed in the previous sub-section
5. Synthesize an MQCA systolic arrayy based on the
targeted application (eg. DCT) usingg the cell library
from step 4
6. Choose a clocking architecture and straategy discussed in
Section III
7. Using a LLG solver incorporating cloocks, determine if
the synthesized design meets power-pperformance-area
specifications. Repeat steps 5 and 6 unntil specifications
are met. Specifications may have tto be relaxed if
iterations do not yield a feasible design
T was synthesized
An MQCA based systolic array 8-bit DCT
using our design methodology. A MATLAB
B simulator based
on our simulation framework was implemeented and used to
evaluate the MQCA DCT. Simulatioon results and
comparisons to the standard CMOS technology DCT
implementation are presented in the next secttion.
VI. SIMULATION RESULTS
A feasibility study of MQCA systems wass conducted using
the simulation framework and design methoodology proposed
in Sections IV and V, respectively. An MQ
QCA based 8-bit
Discrete Cosine Transform (DCT) based on the unified
systolic array architecture of Chang andd Wu [14] was
implemented using our design methodologyy. Fig. 10 shows
the systolic array implementation of thee 8-bit DCT. A
MATLAB simulator based on the simulatioon framework in
Section IV was used to simulate the DCT . Since the DCT
implementation is made up of a regular arrangement of
identical processing elements (PE), we anallyzed a single PE
and extrapolated the results to the whole systtem.
The systolic array DCT implementationn consists of 16
identical PE. Each PE has sixteen 2-input ggates and sixty 4input gates. The 2-input gates can be built ussing 4-input gates
by fixing the remaining inputs to logic ‘1’. By using only 4input gates, we can construct a very regular MQCA DCT
implementation. The area overhead due to uusing only 4-input
gates is 4.3%. The advantages of using suchh a regular layout
include 1) ease of fabrication, 2) ease of addding redundancy
to the circuit and 3) ease of clock control circuitry design.
Furthermore, higher fan-in gates reduce the interconnect
delay in MQCA. Table 6 lists the parameteers of the MQCA
based DCT. The critical path delay in ourr MQCA DCT is
884ns and the total energy dissipation is 5.1fJ
fJ.
Iso-Delay Comparisons with 45nm CMOS
Due to the large delay in MQCA, we annalyzed CMOS in
sub-threshold operation for iso-delay compaarisons [16]. The
design parameters for CMOS based DCT is listed in Table 7.
Table 8 shows the power-performance nnumbers of both
CMOS and MQCA implementations of DCT. Fig. 11 shows
the area and energy consumption of both MQCA and CMOS
A implementation
8-bit DCT implementations. The MQCA
shows 290X energy improvement overr 45nm CMOS
technology implementation. However, the uuse of a steel core
is an overly optimistic assumption. Using parallel wires in

Req OF DIFFERENT CLOCK GENERATORS
resistivity×cross-ssectional area
Wire:
wire length
current sourcee voltage
MTJ:
MTJ switching current
R2o -R2i ൯
4Lȡ൫R
Solenoid:
ĳ4
L=length,ȡ=wire resistivity, ĳ=wire radius,
Ro =outer radius,Ro =in
nner radius
Figu
ure 8. The lumped circuit
model shown is used to model the
techn
nologies to convert current to
magnetic fields

(c)
(a)
(b)
M
gates are shown. Fixing
Figure 9. (a) 2-, (b) 3- and (c) 4-input MQCA
different input magnets implements different logic functions. Fix1, Fix2
and Fix3 are used to configure the gates as listed in Table 4. ‘1’ and ‘0’
are as defined in Figure 1.
TABLE 4
MQCA GATE CONFIGURATIONS FOR REALIZIN
NG LOGIC FUNCTIONS USING GATES
OF FIGURE 9
തതതതതതതതതതതതതതത
Fix1 Fix2
Fix3
Gate
Z=FUNCTION
2-input gate
1
--A+B
2-input gate
0
--A.B
3-input gate
0
0
-A.B.C
3-input gate
0
1
-A.(B+C)
3-input gate
1
0
-A+B.C
3-input gate
1
1
-A+B+C
4-input gate
0
0
0
A.B.C.D
4-input gate
1
0
0
A.B+C.D
4-input gate
1
1
0
A+B +C.D
4-input gate
1
0
1
A.B +C+D
4-input gate
0
0
1
A.B.(C+D)
4-input gate
0
1
1
(A+B).(C+D)
4-input gate
0
1
0
(A+B).(CD)
4-input gate
1
1
1
A+B+C+D
TABLE 5
DELAY, ENERGY AND AREA OF BASIIC MQCA LOGIC CELLS
Cells
Delay (ns)
En
nergy (aJ)
Area (μm2)
NAND 2
11.8
0.07
0.018
NOR 2
11.8
0.07
0.018
NAND 3
15
0.15
0.025
NOR 3
15
0.15
0.025
NAND 4
19
0.26
0.032
NOR 4
19
0.26
0.032
XNOR 2
19
0.26
0.032
Half-Adder
19
0.33
0.050
Full-Adder
38
0.6
0.082

ferrite core to generate magnetic fields, the MQCA DCT
6X. Using silicon dioxide
energy improvement reduces to 1.6
core solenoids to generate the magnetic fields, the MQCA
DCT consumes 1700X more energy. All three MQCA DCT
4
CMOS based DCT.
shows 46X area improvement over 45nm
Technology Implications
The realization of fabricated MQCA
M
systems using our
methodology is hindered by difficu
ulties in fabricating good
on-chip solenoids and in desig
gning low power clock

851

9B-4
QCAs to retain their power
needs to be power efficient for MQ
advantage.
VII. SUMMARY & CON
NCLUSIONS

Figure 10. Implementation of 8x8 DCT using systoolic arrays. The inset
shows the logic gate implementation of a processing eelement (PE)

Figure 11. Graphical comparison of simulation resu
ults
ormalized to 45nm CMOS results
TABLE 6
MQCA DCT DESIGN PARAMETERSS
Nano-magnet Material
NiFe
Nano-magnet Anisotropy
1-D
Ku2 (ergs/cm3)
3*105
Alpha, Į
0.1
Volume of nano-magnet(cm3)
10-18
Number of spins per nano-magnet
8.7*104
Spacing btw Magnets(tdm),cm
3*10-6
Clock Frequency
1.1MHz
Clocking Scheme
3-phase
Clock Generator
Solenoid
Solenoid turns per meter
109
μr, Relative Permeability of MQCA space
700 (Steel)
Number of magnets per generator
1
Magnetic field generated
750Oe
Electrical current requirement
0.2μA
TABLE 7
CMOS DCT DESIGN PARAMETERS
Operating regime
S
Sub-threshold
Supply Voltage
0.24V
Gate Length
45nm
Operating Frequency
1.1MHz
TABLE 8
DCT PERFORMANCE NUMBERS
Frequency
(MHz)
MQCA (Steel solenoid core)
1.1
MQCA (SiO2 solenoid core)
1.1
MQCA (Parallel wires)
1.1
45nm Predictive CMOS Model
1.1
(Sub-threshold Operation)

Power
(nW)
5.5
2.7E+6
977
1600

In this paper, we developed a device/circuit/system
k for evaluating MQCA
compatible simulation framework
systems. Novel clocking architecctures and strategies for
improving MQCA computation ro
obustness and/or dataflow
control were proposed. A design methodology for MQCA
systems using novel clocking archittectures and strategies was
also developed. An MQCA based
b
8-bit DCT was
implemented and evaluated using our
o simulation framework.
Comparisons with 45nm CMOS bassed DCT show up to 290X
energy and 46X area improvem
ments (under optimistic
assumptions) in the MQCA DCT implementation using 3phase clocking with steel core sollenoid. Results also show
that parallel wire clocking is inefficcient and may not lead to
any performance/power advantag
ge over standard 45nm
CMOS technology.
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